
87354AMI
www.idt.com
REV. A AUGUST 5, 2010
1
ICS87354I
÷4/÷5 DIFFERENTIAL-TO-
3.3V LVPECL CLOCK GENERATOR
GENERAL DESCRIPTION
The
ICS87354I
is
a
high
performance
÷4/÷5
Differential-to-3.3V LVPECL Clock Generator. The CLK, nCLK
pair can accept most standard differential input levels.The
ICS87354I is characterized to operate from a 3.3V power
supply. Guaranteed output and part-to-part skew
characteristics make the ICS87354I ideal for those clock
distribution
applications
demanding
well
defined
performance and repeatability.
FEATURES
One differential 3.3V LVPECL output
One CLK, nCLK input pair
CLK, nCLK pair can accept the following differential
input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL
Maximum clock input frequency: 1GHz
Translates any single ended input signal (LVCMOS, LVTTL,
GTL) to LVPECL levels with resistor bias on nCLK input
Part-to-part skew: 300ps (maximum)
Propagation delay: 2.1ns (maximum)
LVPECL mode operating voltage supply range:
V
CC = 3.0V to 3.465V, VEE = 0V
-40°C to 85°C ambient operating temperature
Available in both standard and lead-free RoHS compliant
packages
BLOCK DIAGRAM
PIN ASSIGNMENT
ICS87354I
8-Lead SOIC
3.90mm x 4.90mm x 1.37mm package body
M Package
Top View
CLK
nCLK
MR
F_SEL
1
2
3
4
Vcc
Q
nQ
VEE
8
7
6
5
Q
nQ
CLK
nCLK
÷4
MR
÷5
R
0
1
F_SEL